Abstracf-A new type of G.aAs P E T having a heterojunction gate is proposed. The structure involves epitaxially grown layers of nGaAs for the channel and of p-GaAIAs for the gate which can be easily delineated by the self-alignment technology using an overgrown p-GaAs. The potential advantages of the heterojunction structure for GaAs FET's over the conventional Schottky barrier are in the flewer masks for fabrication and the short channels expected. Some preliminary experimental results on fabrication technologies and dc characteristics of the new devices are described.
The GaAs FET's so far reported have exclusively used the Schottky barrier for the gate structure. Fabrication of good junction gate FET's of GaAs has been difficult because of the anomalous lateral diffusion of zinc along the SiOz-GaAs interface [ l ] , [a].
I n this correspondence, we propose GaAs FET's having a heterojunction. gate of p-GaAlAs on an n-GaAs channel layer, which is formed by the multiexpitaxial process and the selective etching technique. The marked advantage of this new structure over the conventional Schottky-barrier gate FET is that the fabrication process requires fewer masks because the selective etching of the heteroepitaxial layer can be employed for the self-aligned gate formation.
In the following, the structure, fabrication technology, and preliminary experimental results of the heterojunction GaAs FET's are presented.
A schematic cross section of the proposed device is shown in Fig. 1 .
The gate region of the device is composed of a multilayer structure of n-GaAs/p-GaAlAs/p-GaAs which is made by the sequential epitaxial growth on a semi-insulating GaAs substrate. An SEM photograph of the gate region is shown in Fig. 2 , where the cross-sectional view of a "mushroom" gate is clearly observed.
The ac:t,ive channel layer of the FET, the n-GaAs layer, was grown from the vapor phase of the (CHa)3Ga/AsH8/Hz system [3] to a thickness of 0.5 pm and doped with selenium to a free carrier concentration of 5 X 1OI6 and a mobility of 5000 cmZ/V-s. The gate junction is a heterojunction between this VPE n-GaAs layer and an overdeposited LPE p-GaAlAs layer of a thickness of 3 pm and a free carrier concentration of 1 X 10'7 or more. The top epitaxial layer of p-GaAs for the self-alignment process was successively gr'own t o a thickness of 2 pm, in which germanium is doped to a level of 1 X 10" em-8 or more. A liquid phase system is used to grow the GaAlAs and the top p-GaAs layers, while, for the active layer formation, the vapor phase growth, especially the pyrolytic process using organic gallium, is preferable to the liquid phase growth. Autodoping of chromium from the semi-insulating substrate into the active layer is so remarkably suppressed in the pyrolytic process t'hat a well-controlled impurity profile can be obtained. The vapor phase grown layers were uniform in thickness and smooth without imperfections such as scratches and voids caused by the sliding boat in the liquid phase growth.
The fabrication procedures to complete the self-aligned gate are as follows. After depositing a pyrolytic Si02 film as an etch mask, was then removed and the unwanted p-Gao.sAlo.sAs layer was selectively etched in the hot solution of 1 HC1:l HsPOa by the use of remained p-GaAs as the mask, creating what will be the heterojunction gate. The "mushroom" structure thus obtained is of practical importance in the subsequent self-aligning procedure. KO further photolithographic process is required for formation of the source, drain, and gate contacts, because the vacuum deposited metal film is automatically cut at the edge of the mashroom. Gold-germanium eutectic was evaporated as the contact metal and alloyed with GaAs by a heat-treatment a t 500°C. This process resulted in good-ohmic or low-resistance contacts to the source and the drain, and also to the p-GaAs gate of the impurity concentration higher than 1 X 10'8 em-3. The self-alignment technique was also used in depositing aluminum for the lead connection on the top of the alloyed film. It is to be noted that, substantially, only one mask is necessary to fabricate the heterojunction gate FET. This advantage is greatly due to the novel selective etching-off technique for Gao.bAlo.sAs. We have found that the proposed etchant dissolved Gao.sAlo.aAs with an etching rate of 0.3 pm/min a t 50"C, resulting in EL mirror-like etched surface. In the time required to dissolve a 5-pm thick Gao.sAlo.bAs layer, the dissolution of pure GaAs is practically negligible. In our preliminary experiment using a mask of gate width/length of 200 ,urn/ 5 pm, the resulted gate mushroom was 2 pm in gate length with an approximately 1.5-pm undercut region.
A typical de characteristic of the experimental transistor is shown in Fig. 3 . The transistor showed a drain current saturation of 20 mA a t 1.5-V drain voltage for zero gate voltage. The pinch-off voltage and the transconductance of this device were found to be 2.5 V and 15 m, respectively. These values of dc parameters will be expected from the conventional design theory, if the carrier concentration and the thickness of the active layer are assumed to be 9 X em-3 and 0.3 pm, respectively, which slightly differ from those measured on the monitor slice. Possible causes for this slight disagreement may be attributed to the complex phenomena in the liquid phase epitaxial process such as melt-back, thermal decomposition of n-GaAs, and autodoping of aluminum from p-GaAlAs into n-GaAs.
The reverse I-V characteristic of the gate junction is shown in Figs. 4 l 
According to the authors' experimental results, the heterojunction gate has a lower leakage current and a higher breakdown voltage than those of the Schottky-barrier gate FET. These improvements will be attributed to the well-defined mushroom structure where the edge leakage is reduced down to a current level substantially lower than expected in the Schottky-barrier diodes. The proposed structure and technology are promising in the realiBation of submicron gate FET's which can provide a new approach to the GaAs microwave transistors. 
Generation-Recombination Noise Produced in the
Channel of JFET's C. F. HIATT, A. VAN DER ZIEL, AND K. M. VAN VLIET Abstract-Measurements are presented of noise in PET'S at low temperatures (80-200 K) for devices having a low pinch-off voltage. The noise spectra show the presence of several types of generation-recombination g-r processes. Two processes are attributed to traps in the channel. Further, at the lowest temperatures a long plateau, associated with donor transitions, is observed.
In the early sixties, the occurrence of excess noise due to carrier transitions, Le., generation and recombination or trapping in the channel of JEFT's, was predicted by van der Ziel [l] . The effect the National Science Foundation under Grant GR 37313.
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